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Abstract—Dependency graphs are a commonly used data
structure to encode the streams of values in data-ﬂow programs
and play a central role in scheduling instructions during auto-
mated code generation from such speciﬁcations. In this work, we
propose a precise and effective method that combines a structure
of dependency graph and ﬁrst order logic formulas to check
whether multi-clocked data-ﬂow speciﬁcations are deadlock free
before generating code from them. We represent the ﬂow of values
in the source programs by means of a dependency graph and
attach ﬁrst-order logic formulas to condition these dependencies.
We use an SMT solver to effectively reason about the implied
formulas and check deadlock freedom.
Keywords—Deadlock detection, compilation, polychrony, depen-
dency graphs, SMT solving, formal veriﬁcation.
I. INTRODUCTION
The synchronous languages such as Esterel [4], Lustre [13]
and Signal [8] have been successfully used to design safety-
critical real-time systems. Synchronous programming provides
a precise semantics of programs, and the system properties
can be proved mathematically by using formal methods. For
instance, the SCADE tool is used by European industry to
develop the control and display systems of Airbus A380. In
the synchronous programming framework, the computations
(in particular computations about time) are considered to have
zero duration which, in practice, is acceptable as long as
operations have a bounded duration. An in-depth introduction
to the synchronous paradigm resulting of this hypothesis may
be found in [3].
Problem statement. The analysis presented in this paper con-
siders the Signal language as part of the instrumentation of the
Eclipse project POP1 within a translation validation tool chain
[19]. The Signal compiler constructs the data dependencies
among signals in a program, represented as a labeled directed
graph, in which the labels are polynomials in  /3Z. Then
for each dependency cycle in the graph, it checks the product
of the cycle labels. If this product, which is represented as
a polynomial, is equal to the null clock, then it does not
stand for a deadlock. However, consider the sampling operator
y := x when b, in which the clock of the signal y is deﬁned
by the condition clock [b], which deﬁnes the instants where
b is present and has value true. If the Boolean expression
b is a non Boolean relation (e.g. a comparison between
numerical expressions), then the  /3Z abstraction considers
the expression’s clock instead. This yields an approximation
1Polychrony on Polarsys: an Eclipse project of the Polarsys Industry
Working Group, http://www.polarsys.org/projects/polarsys.pop
of the actual dependency which may cause the compiler to
approximate dependencies, like in the example above.
Contribution. We propose a more precise deadlock detection
approach for deadlock-free checking of synchronous programs
deﬁning multi-clocked embedded real-time systems in the
Signal language. Our approach permits the compiler to detect
deadlocks more precisely when dealing with numerical expres-
sions. In our solution, the data dependencies among signals
are represented by Synchronous Data-ﬂow Dependency Graphs
(SDDGs). A SDDG is a labeled directed graph in which each
node is a signal or clock variable and each edge represents
a dependency between two nodes. Each edge is labelled by
a condition at which the dependency is effective. We borrow
the Boolean-interval abstraction from [10] to encode the clock
labels. That means every signal is associated with a pair of
the form (clock, value), where clock is a Boolean function
and value is a Boolean or numerical function, abstracted as
an interval. We use a SMT solver to reason on the labels
when deciding a dependency cycle in a SDDG to stand for a
deadlock. We show how our approach addresses the limitation
of the current deadlock detection used in the Signal compiler
through a concrete example.
Outline. The remainder of this paper is organized as follows.
Section II introduces the Signal language. Section III provides
an overview of the current deadlock detection approach used
in the Signal compiler and shows its limitation when dealing
with numerical expressions. In Section IV, we present the
concept of SDDG as well as the Boolean-interval abstraction
and deadlock detection in SDDGs. This section also shows
how we use a SMT solver to implement the detecting deadlock
procedure. Section V presents related works and concludes.
II. THE SIGNAL LANGUAGE
Signal is a polychronous data-ﬂow language that allows
the speciﬁcation of multi-clocked systems, called polychrony
model. Signal handles unbounded sequences of typed values
x(t)t∈N, called signals, denoted as x. Each signal is implicitly
indexed by a logical clock indicating the set of instants at
which the signal is present, noted Cx. At a given instant, a
signal may be present where it holds a value, or absent where
it holds no value (denoted by #). Given two signals, they
are synchronous if and only if they have the same clock. In
Signal, a process (written P or Q) consists of the synchronous
composition (noted |) of equations over signals x, y, z, written
x := y op z or x := op(y, z), where op is an operator.
Then a program is a process and the language is modular. In
particular, a process can be used as a basic pattern, by means
of an interface that describes its parameters and its input and
output signals. Moreover, a process can use other subprocesses,
or even external parameter processes that are only known by
their interfaces.
Data Domains. Data types consist of usual scalar types
(Boolean, integer, ﬂoat, complex, and character), enumerated
types, array types, tuple types, and the special type event,
subtype of the Boolean type which has only one value, true.
Operators. The core language consists of two kinds of “state-
ments” deﬁned by the following primitive operators: four oper-
ators on signals and two operators on processes. The operators
on signals deﬁne basic processes (with implicit clock relations)
while the operators on processes are used to construct complex
processes with the parallel composition operator:
• Stepwise Functions: y := f(x1, ..., xn), where f is a
n-ary function on values, deﬁnes the extended stream
function over synchronous signals as a basic process
whose output y is synchronous with x1, ..., xn and
∀t ∈ Cy, y(t) = f(x1(t), ..., xn(t)).
• Delay: y := x$1 init a deﬁnes a basic process such
that y and x are synchronous, y(0) = a, and ∀t ∈
Cy ∧ t > 0, y(t) = x(t− 1).
• Merge: y := x default z deﬁnes a basic process
which speciﬁes that y is present if and only if x or z
is present, and that y(t) = x(t) if t ∈ Cx and y(t) =
z(t) if t ∈ Cz \ Cx.
• Sampling: y := x when b where b is a Boolean signal,
deﬁnes a basic process such that ∀t ∈ Cx∩Cb∧b(t) =
true, y(t) = x(t), and otherwise, y is absent.
• Composition: If P1 and P2 are processes, then P1 | P2,
also denoted as (|P1 | P2|), is the process resulting
of their parallel composition. This process consists
of the composition of the systems of equations. The
composition operator is commutative, associative, and
idempotent.
• Restriction: P where x, where P is a process and x is
a signal, speciﬁes a process by considering x as local
variable to P (i.e., x is not accessible from outside
P ).
Clock Relations. Clock relations can be deﬁned explicitly: y :=
xˆ speciﬁes that y is the clock of x. The synchronization x =ˆ y
means that x and y have the same clock. The clock extraction
from a Boolean signal is denoted by a unary when: when b.
The clock union x +ˆ y deﬁnes a clock as the union Cx ∪Cy .
In the same way, the clock intersection x ∗ˆ y and the clock
difference x −ˆ y deﬁne clocks Cx ∩ Cy and Cx \ Cy .
Example. The following Signal program illustrates the lan-
guage syntax and meaning of primitive operators. It emits an
integer sequence v whose ith value vi is the double of the
input xi depending on the other input c.
1 process CycleDependency=
2 (? integer x, c; ! integer v)
3 (| y := (v when (c <= 0)) default x
4 | u := y + x
5 | v := u when (c >= 1)
6 |)
7 where integer y, u end;
In this program, x, c and v at lines (2) and (3) are respectively
input and output signals of type integer. Line (4) expresses
that y holds the value of v if v, c are present and c is less
than or equal to 0, otherwise it holds the value of x when x is
present. At line (5), u, y, x are constrained to be synchronous.
And u is set to the sum of y and x when y and x are present.
Line (6) deﬁnes that v is set to u when c is greater than or
equal to 1. Line (8) indicates that y and u are local signals. A
possible run of the program is depicted by the following trace:
1 x 1 3 2 2 # # 4 7 9 ...
2 c 1 3 0 1 -1 -2 3 6 2 ...
3 y 1 3 2 2 # # 4 7 9 ...
4 u 2 6 4 4 # # 8 14 18 ...
5 v 2 6 # 4 # # 8 14 18 ...
III. DEADLOCK DETECTION IN THE SIGNAL COMPILER
Before generating the executable code on a given architec-
ture, the compilation performed by the Signal compiler aims
at proving the reactivity and the determinism of programs
by modeling the synchronization relations and checking the
absence of cyclic data dependencies in program speciﬁcations.
In our consideration, the compiler needs to answer the follow-
ing question: “Is the program deadlock-free”. To answer this
question, the Signal compiler uses the Graph of Conditional
Dependencies (GCD) in which a dependency between data is
conditioned by a clock. We will illustrate this technique with
an example (a more detailed discussion is presented in [17]).
The Synchronization Space. The state of a Boolean signal x can
be encoded in the ﬁnite ﬁeld  /3Z of integers modulo 3 as the
following values: −1: present and false, 1: present and true,
and 0: absent. Then, the clock of the signal x may be clearly
represented by x2. For non-Boolean signals: their presence is
encoded as 1 and their absence as 0. This principle is used
to represent synchronization relations in a Signal program.
The coding of the primitive operators is deduced from their
deﬁnition as described in [9]. For instance, applying this prin-
ciple on program CycleDependency, we have the following
algebraic coding, where we introduce three fresh variables
c1, c2 and v1 to replace the expressions (c <= 0), (c >= 1)
and (v when c1):
y2 = v21 + (1− v21)x2; v21 = v2(−c1 − c21)
u2 = y2 = x2; c21 = c
2 = c22; v
2 = u2(−c2 − c22)
Graph of Conditional Dependencies. The GCD calculated by
the Signal compiler is a labeled directed graph where the
vertices are the signals and clock variables, the edges indicate
data dependencies among signals and clock variables, the
labels are polynomials on  /3Z which represent the conditions
at which the dependencies are valid. In case of the program
CycleDependency, the dependencies among signals y, u
and v are depicted as the sub-graph in Figure 1. The notation
x →c2 y means that at a given instant, y depends on x iff
c2 = 1.
Limitations. Based on GCD graphs, the Signal compiler iden-
tiﬁes the potential deadlocks in the program. Such a bad
dependency between signals will appear as a cycle in the
graph if the product of the labels of its edges is not the
null clock. Then, we say that there exists a deadlock in the
program. The deadlock detection can be performed on a GCD
uv v1 y
u2(−c2 − c22)
v2(−c1 − c21)
v21 u2
Fig. 1: Dependencies among y, u, v
as follows. Given a GCD, we say that the graph is deadlock-
free iff for every cycle (x1, ..., xn, x1) in the graph, the product
of c1, ..., cn is the null clock (equal to 0), where ci is the
label of the edge between xi and xi+1, and cn is the label
of the edge between xn and x1. However, for the sampling
operator y := x when b, if the Boolean expression b is a
non Boolean relation, then the  /3Z encoding considers this
condition clock as an indeterminate value. This naturally yields
over-approximated detection when dealing with non Booleans
values.
The CycleDependency program and its dependencies
among the signals y, u and v in Figure 1 exempliﬁes the
over-approximated detection (we omit the dependencies among
v, v1, y and u). These dependencies introduce a cycle in the
graph. To verify that this cycle is not a deadlock, the Signal
compiler calculates the product of the labels as x2(−c2 −
c22)(−c1 − c21) ∗ x2(−c2 − c22)(−c1 − c21) ∗ x2 ∗ x2(−c2 − c22).
With the current clock calculus, the compiler concludes that
this cycle may cause a deadlock since at some instants the
above product is different from 0 (e.g. when the signals
x, c1, c2 are present and both c1 and c2 hold the value true,
or x2 = 1, c1 = 1, and c2 = 1). But in fact, c1 and c2 cannot
hold the value true at the same time.
The above limitation makes the Signal compiler reject some
possibly valid programs. To address this issue, we propose a
new deadlock detection to better handle numerical operators.
IV. A MORE PRECISE DEADLOCK DETECTION
In this section, we will present a more precise deadlock
detection technique compared to the technique currently used
by the Signal compiler. This technique uses the concept of
Synchronous Data-ﬂow Dependency Graph (SDDG) to express
the data dependencies among the signals in a program. A
SDDG represents a synchronous program as a labelled directed
graph in which each node is a signal or a clock and each
edge from a node to another node represents the dependency
between nodes. Each edge is labeled by a clock constraint.
The abstraction which is used to encode the clock constraints
was originally proposed by Gamatie´ et al. [10].
A. Signal Program as Synchronous Data-ﬂow Dependency
Graph
1) A Boolean-interval Abstraction for Clock Semantics:
Let X = {x1, ..., xn} be the set of all signals in program
P . With each signal xi, we attach a Boolean variable x̂i to
encode its clock and a variable x˜i of same type as xi to encode
its value. Formally, the abstract values which represent the
semantics of the program can be computed using the following
functions:
ˆ: X −→ B associates a signal with a Boolean value
˜: X −→ D associates a signal with a value of the same type
The composition of Signal processes corresponds to logi-
cal conjunctions. Thus the abstract model of P will be a
conjunction Φ(P ) =
∧n
i=1 φ(eqi) whose atoms are x̂i, x˜i,
where φ(eqi) is the abstraction of statement eqi (statement
using the Signal primitive operators), and n is the number of
statements in the program. In the following, we present the
abstraction corresponding to each Signal operator. There are
two deﬁnitions of Φ according to the type of the signal on the
left hand side in each equation: (1) stands for numerical type
and (2) is for logical type. The Boolean-interval abstraction
preserves the behaviors of the program being abstracted, in
other word, it is sound. The details of the abstraction and the
soundness proof are presented in [10].
Stepwise Functions. The functions which apply on signal
values in the primitive stepwise functions are usual logic
operators (not, and, or), numerical comparison functions (<,>
,=, <=, >=, / =), and numerical operators (+,−, ∗, /) (de-
noted by ). In our implementation, we replace the operation
results by intervals and their representation in logic context by
uninterpreted functions.
The abstraction φ(y := f(x1, ..., xn)) of stepwise functions
is deﬁned as follows:
∧n
i=1(yˆ ⇔ xˆi) ∧ (yˆ ⇒ y˜ ∈ φ(f(x1, ..., xn))) (1)∧n
i=1(yˆ ⇔ xˆi) ∧ (yˆ ⇒ y˜ ⇔ φ(f(x1, ..., xn))) (2)
where the abstraction φ(f(x1, ..., xn) is deﬁned by induction
as follows: φ(true) = true and φ(false) = false; φ(x) = x˜
if x is of Boolean type, φ(x) = true if x is of event type;
φ(x) = inv(x) if x is of non-Boolean type, where inv(x) is
the interval of x; φ(x1 and x2) = x˜1 ∧ x˜2; φ(x1 or x2) =
x˜1 ∨ x˜2; φ(not x1) = ¬x˜1; φ(x <= c) = x˜ ∈ (−∞, c],
φ(x < c) = x˜ ∈ (−∞, c); φ(x1 <= x2) = (x˜ ∈ φ(x1 −
x2))∧x˜ ∈ (−∞, 0], where x is a fresh variable; φ(x1  x2) =
˜(φ(x1), φ(x2)), an approximation of numerical operations
on intervals, corresponding to  as in [2]. For example, for
addition operation i+˜j ≡ [i−+ j−, i++ j+], where i− and i+
are respectively the lower and upper bounds of the interval i.
Delay. The encoding of the delay is given as follows. This
encoding requires that at any instant, signals x and y have
the same clock. If they are numerical signals, then they have
the same interval. Otherwise, we introduce a memorization
variable m.x that stores the last value of x. The next value of
m.x is m.x′ and it is initialized to a in m.x0.
(yˆ ⇔ xˆ) ∧ (yˆ ⇒ (y˜ ∈ φ(x) ∨ y˜ = a)) (1)
(yˆ ⇔ xˆ) ∧ (yˆ ⇒ (y˜ ⇔ m˜.x ∧ m˜.x′ ⇔ x˜)) ∧ (m˜.x0 ⇔ a) (2)
Merge and sample. The encoding of the merge and sample
contributes to Φ(P ) with the following propositions, respec-
tively:
(yˆ ⇔ xˆ ∨ zˆ) ∧ (yˆ ⇒ (xˆ ∧ (y˜ = x˜)) ∨ (¬xˆ ∧ (y˜ = z˜))) (1)
(yˆ ⇔ xˆ ∨ zˆ) ∧ (yˆ ⇒ (xˆ ∧ (y˜ ⇔ x˜)) ∨ (¬xˆ ∧ (y˜ ⇔ z˜))) (2)
and
(yˆ ⇔ (xˆ ∧ bˆ ∧ b˜)) ∧ (yˆ ⇒ (y˜ = x˜)) (1)
(yˆ ⇔ (xˆ ∧ bˆ ∧ b˜)) ∧ (yˆ ⇒ (y˜ ⇔ x˜)) (2)
Composition φ(P1|P2) is deﬁned by φ(P1) ∧ φ(P2).
Clock Relations. Given the above rules, we can obtain the
following abstraction for derived operators on clocks. Here,
z is a signal of type event. φ(z := xˆ) = (zˆ ⇔ xˆ) ∧ (zˆ ⇒ z˜);
φ(x ˆ = y) = xˆ ⇔ yˆ; φ(z := x ˆ+ y) = (zˆ ⇔
(xˆ∨ yˆ))∧(zˆ ⇒ z˜); φ(z := x ∗ˆ y) = (zˆ ⇔ (xˆ∧ yˆ))∧(zˆ ⇒ z˜);
φ(z := x ˆ− y) = (zˆ ⇔ (xˆ ∧ ¬yˆ)) ∧ (zˆ ⇒ z˜);
φ(z := when b) = (zˆ ⇔ (bˆ ∧ b˜)) ∧ (zˆ ⇒ z˜).
Example. Assume that the variant intervals for program
signals are given as x ∈ (−∞,+∞), c ∈ (−∞,+∞),
y ∈ (−∞,+∞), u ∈ (−∞,+∞), v ∈ (−∞,+∞). Ap-
plying the abstraction rules above, the abstraction of the
CycleDependency program is represented by the following
ﬁrst-order logic formula:
(yˆ ⇔ v̂1 ∨ xˆ) ∧ (y˜ ∈ (−∞,+∞)) ∧ (v̂1 ⇔ vˆ ∧ ĉ1 ∧ c˜1) ∧
(v˜1 ∈ (−∞,+∞)) ∧ (ĉ1 ⇔ cˆ) ∧ (c˜1 ⇔ (c˜ ∈ (−∞, 0])) ∧
(uˆ ⇔ yˆ ⇔ xˆ) ∧ (u˜ ∈ (−∞,+∞)) ∧ (vˆ ⇔ uˆ ∧ ĉ2 ∧ c˜2) ∧
(v˜ ∈ (−∞,+∞)) ∧ (ĉ2 ⇔ cˆ) ∧ (c˜2 ⇔ (c˜ ∈ [1,+∞)))
2) Synchronous Data-ﬂow Dependency Graph: Consider
the basic process y := x default z (and the clock relations
among the signals), the “valid” states are: x is present and y is
present; or x is absent, z is present, and y is present; or x, y
and z are absent. They can be represented by yˆ ⇔ (xˆ ∨ zˆ)
in our Boolean-interval abstraction. According to the valid
states of the signals, the different data dependencies among
signals in the basic process y := x default z are depicted in
Figure 2, where the labels represent the conditions at which
the dependencies are effective. For instance, when xˆ = true, y
is deﬁned by x; otherwise it is deﬁned by z when xˆ = false
and zˆ = true. We can see that the graph in this ﬁgure has the
following property: an edge cannot exist if one of its extremity
nodes is not present (or the corresponding signal holds no
value). In our example, this property can be expressed in the
abstraction as: xˆ ⇒ yˆ ∧ xˆ;¬xˆ ∧ zˆ ⇒ yˆ ∧ zˆ.
A SDDG for a given program is a labelled directed graph
yx z
xˆ ¬xˆ ∧ zˆ
Fig. 2: The SDDG of Merge Operator
in which each node is a signal or clock variable and each
edge represents the dependency between nodes. Each edge is
labelled by a ﬁrst-order logic formula which represents the
clock at which the dependency between the extremity nodes
is effective. Formally, a SDDG is deﬁned as follows:
Deﬁnition 1: A SDDG associated with a process P is a
tuple G = 〈N,E, I,O,C,mN ,mE〉 where:
• N is a ﬁnite set of nodes, each of which represents
the equation deﬁning a signal or a clock;
• E ⊆ N×N is the set of dependencies between nodes;
• I ⊆ N is the set of input nodes;
• O ⊆ N is the set of output nodes;
• C is the set of ﬁrst-order logic formulas over a set of
clocks in the Boolean-interval abstraction;
• mN : N −→ C is a mapping labeling each node with
a clock; it deﬁnes the existence condition of a node;
• mE : E −→ C is a mapping labeling each edge with
a clock constraint; it deﬁnes the existence condition
of an edge.
Operator Dependencies
x xˆ
xˆ−→ x,mN (xˆ) = xˆ,mN (x) = xˆ
c (Boolean signal) c
[c]−−→ [c],mN (c) = cˆ,mN ([c]) = [c]
c
[¬c]−−−→ [¬c],mN (c) = cˆ,mN ([¬c]) = [¬c]
x
c−→ y [c] [c]−−→ y,mN ([c]) = [c],mN (y) = yˆ
y := f(x1, ..., xn) x1
yˆ−→ y ... xn yˆ−→ y
mN (xi) = x̂i,mN (y) = yˆ, i = 1, ..., n
y := x$1 init a mN (x) = xˆ,mN (y) = yˆ
y := x when b x
yˆ−→ y,mN (x) = xˆ,mN (y) = yˆ
b
yˆ−→ yˆ,mN (b) = bˆ,mN (yˆ) = yˆ
y := x default z x xˆ−→ y,mN (x) = xˆ,mN (y) = yˆ
z
zˆ∧¬xˆ−−−−→ y,mN (z) = zˆ,mN (y) = yˆ
TABLE I: The Dependencies of the Core Language
The clock labeling in SDDG provides a dynamic dependency
feature. This clock imposes the following property: An edge
exists if its two extremity nodes exist. This property can be
translated in our Boolean-interval abstraction as: ∀(x, y) ∈
E,mE(x, y) ⇒ (mN (x) ∧ mN (y)). We denote the fact that
there exists a dependency between two nodes (signals or
clocks) x and y at a clock condition mE(x, y) = cˆ by x
cˆ−→ y.
A dependency path from x to y is any set of nodes s =
{x0, x1, ..., xk} such that x = x0 ĉ0−→ x1 ĉ1−→ ... ĉk−1−−−→ xk = y.
In Table I, we construct the dependencies among signals
for the core language, where the sub-clocks [c] and [¬c] are
encoded as cˆ ∧ c˜ and cˆ ∧ ¬c˜, respectively, in our abstraction.
The edges are labelled by clocks which are represented by a
ﬁrst-order logic formula in our abstraction. The dependencies
in this table impose the implicit properties for a SDDG, for
instance, the basic process y := x when b corresponding to
the primitive operator Boolean sampling satisﬁes yˆ ⇒ xˆ ∧ yˆ
and yˆ ⇒ bˆ ∧ yˆ.
We also assume that all considered programs are written
with the primitive operators, meaning that derived operators
are replaced by their deﬁnition with primitive ones, and there
are no nested operators (these nested operators can be broken
by using fresh signals).
Following the above construction rules, we can ob-
tain the SDDG in Figure 3, for the simple program
CycleDependency (we omit the parts of graph that rep-
resent the dependencies of c1 and c2 on c). In this graph,
the clock labels are deﬁned in the above Boolean-interval
abstraction.
v
u
v1 y
c2 c1 x
v̂1
v̂1
vˆ uˆ
¬v̂1 ∧ xˆ
uˆ
vˆ v̂1
Fig. 3: The SDDG of CycleDependency
B. Precise Deadlock Detection
In this section, we will present a more precise deadlock
detection technique which is based on the concept of SDDG
along with the Boolean-interval abstraction. We will show a
performance comparison of our technique with the current
technique of the Signal compiler using a concrete example.
1) Deadlock Deﬁnition: Let G be a SDDG, and x cˆ−→ y
be an edge in G. Assume that there exists a path from y to
x, that forms a dependency cycle between x and y. A cycle
of dependencies, standing for a deadlock, is deﬁned with a
similar meaning to the one in GCD. We say that such cycle
is a deadlock in G iff the dependencies of x to y and vice-
versa are effective at the same time. Transposing the notion of
deadlock to SDDG graphs, we have the following deﬁnition:
Deﬁnition 2: Let G = 〈N,E, I,O,C,mN ,mE〉 be a
SDDG; a cycle pc = x1, ..., xn, x1 in G is said a dead-
lock if there exists an interpretation such that the formula
mE(x1, x2) ∧mE(x2, x3) ∧ ... ∧mE(xn, x1) is true.
Based on the deﬁnition of deadlock in SDDG graphs, we can
have a consequent deﬁnition of deadlock-free of a SDDG as
follows:
Deﬁnition 3: An SDDG G = 〈N,E, I,O,C,mN ,mE〉 is
deadlock-free iff every cycle (x1, ..., xn, x1) in G satisﬁes:
mE(x1, x2) ∧mE(x2, x3) ∧ ... ∧mE(xn, x1) ⇔ false
Obviously, the fact that the conjunction of ﬁrst-order logic
formulas, in which the dependencies are effective when they
are valid, is false indicates that a deadlock does not exist if
all the dependencies of a cycle in the SDDG graph cannot be
present at the same time.
2) Proving Deadlock Freedom by SMT Solver: Given the
SDDG of a program P , we introduce an approach to check
whether the graph is deadlock-free. It is implemented with
a SMT solver [7], [20]. A SMT solver decides the satisﬁ-
ability of arbitrary logic formulas of linear real and integer
arithmetic, scalar types, other user-deﬁned data structures, and
uninterpreted functions. If the formula belongs to the decidable
theory, the solver gives two types of answers: sat when the
formula has a model (there exists an interpretation that satisﬁes
it); or unsat otherwise. In our case, the formulas which
label the edges of the graph are over Boolean variables and
uninterpreted functions, thus the solving is decidable and very
efﬁcient [1], [5].
Following Deﬁnition 3, we will traverse the entire graph to
ﬁnd all cycles and verify that every cycle does not stand for a
deadlock. Notice that here, we do not provide any speciﬁc
algorithm to ﬁnd the cycles in a directed graph, interested
readers can refer to any research on this problem (e.g. the
work of D.B. Johnson [14]). It means that the basic element
we have to prove is that given a dependency cycle and the
conjunction of its labels, this conjunction formula is always
evaluated to the value false.
Consider a dependency cycle x1 →ĉ1 x2 →ĉ2 ... →ĉn−1
xn →ĉn x1. This cycle does not stand for a deadlock iff
the formula
∧n
i=0 ĉi ⇔ false is valid within the logical
context deﬁned by the abstraction of P . The checking of this
condition can be implemented by asking a SMT solver to check
M |= ¬(∧ni=0 ĉi ⇔ false). Based on our experience with
SMT solvers, it is more efﬁcient to make the conjunction of
all formulas such as
∧n
i=0 ĉi ⇔ false and call the solver once.
3) Implementation and Illustrative Example: We describe
the main steps of our approach, and the techniques we use
to implement them. The tool’s ﬂow is depicted in Figure
4. First, it takes the input program P , and constructs the
corresponding SDDG graph. It ﬁnds all cycles in the graph.
Finally, in the solving phase, it checks the validity of the
formula (
∧n
i=0 ĉi ⇔ false) for each cycle (x1, ..., xn, x1).
Interval Analyzer. This step determines the interval of every
Signal Program Interval Analyzer
Boolean-intervval Abstraction
SDDG+ Construction and 
Proven Formulas
SMT Solver
1
2 3
4
Fig. 4: Block diagram of the analytic ﬂow
signal in the program. For every input signal, it is assumed
that its interval is known. This step applies the algorithm
presented in [11]. The tool in [16] is used to compute an
over-approximation of the variation interval of each numerical
signal.
Abstraction. The input program is encoded according to the
Boolean-interval abstraction scheme in Section IV-A1. The
output of this step is a ﬁrst-order logic formula.
SDDG Construction. After obtaining the interval analysis and
the abstract model of the input program, this step will construct
the corresponding SDDG graph according to the rules in Table
I. The labels of edges in the graph are encoded as ﬁrst-order
logic formulas based on the above Boolean-interval abstraction
scheme. In this step, the tool also detects all dependency cycles
in the graph and produces the conjunction formula of all clock
labels for each cycle as input for the solver.
SMT-based Proof. We delegate checking the validity of the
formulas to a SMT solver. Our implementation uses the SMT-
LIB common format [6] to encode the formulas as input to
the SMT solver. For our experiments, we consider the Yices
[7] solver, which is one of the best solvers at the SMT-COMP
competition [20].
Let us illustrate the above deadlock detection technique on
the CycleDependency program. In the ﬁrst step, we will
determine the variation interval for all signals in the program.
We assume that the variation intervals for input signals x
and c are (−∞,+∞), (−∞,+∞). After the analysis, we get:
x ∈ (−∞,+∞), c ∈ (−∞,+∞), y ∈ (−∞,+∞), u ∈
(−∞,+∞), v ∈ (−∞,+∞). In the second step, Boolean-
interval abstraction, our tool will translate the program into a
logic formula Φ according to the above abstract scheme. Let
us focus on the clocks of signals y, u, and v, which are given
as follows:
yˆ ⇔ v̂1 ∨ xˆ; uˆ ⇔ yˆ ⇔ xˆ; ĉ1 ⇔ ĉ2 ⇔ cˆ
v̂1 ⇔ vˆ ∧ ĉ1 ∧ (c˜ ∈ (−∞, 0]); vˆ ⇔ uˆ ∧ ĉ2 ∧ (c˜ ∈ [1,+∞))
In the third step, we construct the SDDG graph in Figure
3. Here, we detect that there exists a dependency cycle
(v, v1, y, u, v) in the graph, the tool then generates the formula
(v̂1 ∧ v̂1 ∧ uˆ ∧ vˆ) ⇔ false , referred to as ϕ, to delegate to
the SMT solver. In the logical context deﬁned by Φ, replacing
the deﬁnitions of ĉ1, ĉ2, uˆ, vˆ and v̂1 in the program abstraction
model, we get:
(xˆ ∧ cˆ ∧ (c˜ ∈ [1,+∞)) ∧ cˆ ∧ (c˜ ∈ (−∞, 0]) ∧ xˆ ∧ cˆ ∧
(c˜ ∈ [1,+∞)) ∧ cˆ ∧ (c˜ ∈ (−∞, 0]) ∧ xˆ ∧ xˆ ∧ cˆ ∧
(c˜ ∈ [1,+∞))) ⇔ false
With the Yices solver, we will get unsat when checking the
satisﬁability of ¬ϕ, which means that ϕ is valid. Thus, the
graph is deadlock-free.
Our deadlock detection technique is more precise than
the current technique used by the Signal compiler when
dealing with numerical expressions. It admits less erroneous
(or “spurious”) decision on deadlock detection than the current
technique. That means that when our approach is applied
on the Signal compiler, it will make the compiler avoid
rejecting valid programs. The reason why our technique is
more expressive than the current one is that it uses a more
suitable and precise abstraction for numerical expressions. For
instance, here, our tool can detect that the two signals v and
v1 cannot be present at the same time.
V. CONCLUSION AND RELATED WORK
The concept of interval-Boolean abstraction was introduced
in [10] by A. Gamatie´ et al. to provide a more efﬁcient static
analysis of Signal compiler. In that work, the authors aim to
make the analysis of clock hierarchy more powerful when
dealing with the numerical expressions. The analysis presented
in this paper is implemented as part of the instrumentation of
the Eclipse project POP on synthesizing safety wrappers for
polychronous speciﬁcations through polyhedral analysis, and
generalizes the work presented in [15] on false-loop detection
using SMT-solving to the case of a polyhedral analysis.
A relevant study on synchronous data-ﬂow dependency
graph [19] concerns the preservation of data dependency in
the transformation of Signal programs during the compilation
process. In that work, the authors represent the data depen-
dencies in the source synchronous program and the compiled
program as labelled directed graphs, in which the edges are
labeled by ﬁrst-order logic formulas. Given two graphs, a
correct transformation relation between them is deﬁned, which
expresses the semantic preservation of data dependency. In
implementation, a SMT-solver is used for checking the exis-
tence of the correct transformation relations. This validation is
applied to the second compilation phase of the Signal compiler,
static scheduling.
In this paper, we propose a more precise deadlock detection
approach for deadlock-free checking of synchronous programs
written in Signal language. Our approach permits the compiler
avoiding emitting spurious decision on deadlock detection
while the current technique does when dealing with numerical
expressions. In our solution, the data dependencies among
signals are represented by SDDG graphs, in which the nodes
are signals or clock variables, edges are dependencies among
signals. Each edge is labeled by a condition expressed as a
ﬁrst-order logic formula at which the dependency is effective.
We use a SMT solver to reason on the labels when deciding
whether a dependency cycle in a SDDG stands for a deadlock.
We have provided a technique to implement and integrate
our deadlock detection approach within the Polychrony toolset
with Yices. As next work, we will do some enhancement of
the implementation by making it a fully automated process.
We will take more case studies as well.
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